Architecture and software implementation of HDTV video decoder on a singlechip, MPEG decoder - Details

author：

Ye, Yuhuang (Ye, Yuhuang.) ^[1] (Scholars：叶宇煌) | Li, Yuanjiu (Li, Yuanjiu.) ^[2] | Su, Kaixiong (Su, Kaixiong.) ^[3] (Scholars：苏凯雄)

Indexed by：

EI Scopus

Abstract：

This　paper　presents　the　architecture　and　software　design　of　HDTV　video　decoder　on　a　200-MHz　single-chip　microprocessor.　First,　the　paper　analyzes　the　hardware　architecture　of　video　decoder　system　on　this　MPEG　decoder　and　describes　the　function　of　each　module　in　this　system,　including　the　PES　Parser,　Decode　pipeline,　SC　Analyzer,　and　Display　Processor.　Then　it　gives　the　software　control　and　implementation　of　this　video　decoder.　This　video　decoder　meets　the　requirements　for　MPEG-2　MP@HL　real-time　decoding.　The　outcome　of　this　paper　should　be　helpful　to　the　design　of　HDTV　Set　Top　Box.　©　2006　IEEE.

Keyword：

Computer architecture Computer software Decoding Function evaluation Image compression Microprocessor chips Real time systems

Community：

[ 1 ] [Ye, Yuhuang]Dept. of Information and Communication Engineering, Fuzhou University, Fuzhou, China
[ 2 ] [Li, Yuanjiu]Dept. of Information and Communication Engineering, Fuzhou University, Fuzhou, China
[ 3 ] [Su, Kaixiong]Dept. of Information and Communication Engineering, Fuzhou University, Fuzhou, China