Query：
学者姓名：阴亚东
Refining：
Year
Type
Indexed by
Source
Complex
Former Name
Co-
Language
Clean All
Abstract ：
为解决CLAHE算法硬件资源消耗量大的问题，从硬件实现的角度对算法进行两方面改进。针对裁剪阈值，提出了一种普适性裁剪阈值确定方法，基于信息熵和结构相似性构造了品质因数，以品质因数最佳作为评判标准确定硬件实现中的裁剪阈值，在平衡图像增强对比度和失真度的同时，避免消耗硬件资源对图像数据本身进行大量计算。针对超阈值像素再分配，提出了一种改进型分配方法，将超阈值像素仅均分给未超阈值的灰度级，且若其再次超阈值则停止分配，在降低图像失真度的同时，避免反复像素分配带来的硬件开销。在改进型CLAHE算法的基础上，完成基于FPGA的低照度图像增强系统实现，实验结果表明，在普适性裁剪阈值下，增强后的图像能够普遍获得更高的品质因数，具有更佳的综合效果；改进型像素再分配方法对比常规方法，图像在信息熵平均损失3.28%的代价下结构相似性可平均提升8.88%;低照度图像增强系统可实现640×480@60 fps的图像采集与处理。本设计可为图像增强算法的硬件实现提供一种新的参考。
Keyword ：
CLAHE改进算法 CLAHE改进算法 FPGA FPGA 像素再分配 像素再分配 图像增强 图像增强 裁剪阈值 裁剪阈值
Cite：
Copy from the list or Export to your reference management。
| GB/T 7714 | 林立芃 , 杨朝阳 , 伍明诚 et al. 改进型CLAHE图像增强算法及其FPGA实现 [J]. | 电子测量技术 , 2024 , 47 (10) : 126-133 . |
| MLA | 林立芃 et al. "改进型CLAHE图像增强算法及其FPGA实现" . | 电子测量技术 47 . 10 (2024) : 126-133 . |
| APA | 林立芃 , 杨朝阳 , 伍明诚 , 王仁平 , 阴亚东 . 改进型CLAHE图像增强算法及其FPGA实现 . | 电子测量技术 , 2024 , 47 (10) , 126-133 . |
| Export to | NoteExpress RIS BibTex |
Version ：
Abstract ：
The leadless multichamber pacemaker offers significant advantages in treating arrhythmias and enhancing cardiac function. Intracardiac communication is essential for ensuring coordinated pacing of multi-chamber pacemakers that do not have leadless technology. However, the dynamic changes in the intracardiac channel present a significant challenge. Hence, mastering the dynamic characteristics of intracardiac channels and accurately modeling them is crucial. In this paper, we introduce a validated intracardiac channel equivalent circuit model that accounts for the electrical characteristics of cardiac tissue and the volume fluctuations in cardiac chambers. The results demonstrate that the agreement coefficient between the circuit model and the in vitro pig heart model reached 80.7% in the time domain. The proposed equivalent circuit model demonstrates high accuracy and stability in addressing the challenge of dynamic changes in intracardiac channels and simplifying in vivo or in vitro experiments. © The Author(s), under exclusive license to Springer Nature Switzerland AG 2024.
Keyword ：
dynamic equivalent circuit models dynamic equivalent circuit models intracardiac circuit phantom intracardiac circuit phantom intracardiac communication intracardiac communication leadless pacemakers leadless pacemakers
Cite：
Copy from the list or Export to your reference management。
| GB/T 7714 | Li, D. , Wang, J. , Mou, P.A. et al. Dynamic Equivalent Circuit Models for Intracardiac Communication in Leadless Pacemakers [未知]. |
| MLA | Li, D. et al. "Dynamic Equivalent Circuit Models for Intracardiac Communication in Leadless Pacemakers" [未知]. |
| APA | Li, D. , Wang, J. , Mou, P.A. , Yin, Y. , Pun, S.H. , Mak, P.U. et al. Dynamic Equivalent Circuit Models for Intracardiac Communication in Leadless Pacemakers [未知]. |
| Export to | NoteExpress RIS BibTex |
Version ：
Abstract ：
随着社会对中医诊疗设备智能化、便携化和产业化的要求不断提高，中医诊疗芯片研发逐渐成为现代中医诊疗装备研究中的前沿内容，在加快中医药现代化进程中发挥了关键作用。然而，一款芯片的研发并非易事，其中，数据要素模块是中医诊疗芯片研发的基点，主要包含中医规范化诊疗数据库的构建和中医现代化诊疗仪器设备的辅助采集两大方面内容。指令要素模块是中医诊疗芯片研发的支点，主要包含中医思维模型的构建和智能算法模型的构建两大方面内容。载体要素模块是中医诊疗芯片研发的落点，主要包含芯片封装技术的赋能和新型材料与技术的助力两大方面内容。本文结合中医诊疗原理与芯片制作原理从芯之基础、芯之内核以及芯之载体三个方面阐述中医诊疗芯片的研发路径。
Keyword ：
中医诊疗装备 中医诊疗装备 人工智能 人工智能 物联网 物联网 状态辨识 状态辨识 芯片 芯片
Cite：
Copy from the list or Export to your reference management。
| GB/T 7714 | 赵文 , 杨朝阳 , 阴亚东 et al. 中医诊疗芯片研发路径 [J]. | 时珍国医国药 , 2023 , 34 (01) : 227-230 . |
| MLA | 赵文 et al. "中医诊疗芯片研发路径" . | 时珍国医国药 34 . 01 (2023) : 227-230 . |
| APA | 赵文 , 杨朝阳 , 阴亚东 , 周常恩 , 赖新梅 , 李灿东 . 中医诊疗芯片研发路径 . | 时珍国医国药 , 2023 , 34 (01) , 227-230 . |
| Export to | NoteExpress RIS BibTex |
Version ：
Abstract ：
A frequency-locked loop (FLL) is proposed to provide a real-time frequency calibration for OOK power oscillator transmitters. This FLL incorporates a pulse-width detector (PWD) based on Time-Registers (TRs) to discriminate accurately between the carrier frequency and the preset target frequency during the data modulation. As a result, frequency calibration can be performed simultaneously with data modulation without interruption. A prototype of an OOK power oscillator transmitter integrated with the proposed FLL is implemented with onboard discrete electronic elements for demonstration. The measurement indicates that the FLL can accurately lock to a carrier frequency of 160MHz despite electromagnetic (EM) interference in the loop antenna of the transmitter. In contrast, with EM interference and charge leakage, the carrier frequency differs from the expected value by about 1 MHz when the FLL is disabled.
Keyword ：
Frequency-locked loop (FLL) Frequency-locked loop (FLL) OOK modulation OOK modulation power oscillator transmitter power oscillator transmitter pulse-width detection pulse-width detection time register time register
Cite：
Copy from the list or Export to your reference management。
| GB/T 7714 | Yin, Yadong , Zhang, Zehui , Xiao, Weiming et al. An FLL Providing Real-Time Frequency Calibration for OOK Power Oscillator Transmitters [J]. | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS , 2023 , 70 (9) : 3233-3237 . |
| MLA | Yin, Yadong et al. "An FLL Providing Real-Time Frequency Calibration for OOK Power Oscillator Transmitters" . | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS 70 . 9 (2023) : 3233-3237 . |
| APA | Yin, Yadong , Zhang, Zehui , Xiao, Weiming , Fu, Ximing , El-Sankary, Kamal , Pun, Sio-Hang . An FLL Providing Real-Time Frequency Calibration for OOK Power Oscillator Transmitters . | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS , 2023 , 70 (9) , 3233-3237 . |
| Export to | NoteExpress RIS BibTex |
Version ：
Abstract ：
本发明涉及一种间歇式频率校准OOK调制发射机电路，包括压控振荡器VCO、环路分频器、时钟发生器、鉴频器、相位差‑电压转换器和发射天线；所述鉴频器与环路分频器、时钟发生器、相位差‑电压转换器分别连接；所述压控振荡器VCO与发射天线、环路分频器、时钟发生器、相位差‑电压转换器分别连接；所述环路分频器还与时钟发生器、发射天线分别连接；所述发射机电路输入为待发射2进制数据信号DATA以及系统时钟CKs，输出为经过OOK调制后的射频信号RFO。本发明频率校准速度快，校准精度高，功耗小，可间歇性频率校准。
Cite：
Copy from the list or Export to your reference management。
| GB/T 7714 | 阴亚东 , 张泽辉 , 黄怡涛 et al. 一种间歇式频率校准OOK调制发射机电路及控制方法 : CN202210047289.7[P]. | 2022-01-17 00:00:00 . |
| MLA | 阴亚东 et al. "一种间歇式频率校准OOK调制发射机电路及控制方法" : CN202210047289.7. | 2022-01-17 00:00:00 . |
| APA | 阴亚东 , 张泽辉 , 黄怡涛 , 肖维明 , 陈志璋 . 一种间歇式频率校准OOK调制发射机电路及控制方法 : CN202210047289.7. | 2022-01-17 00:00:00 . |
| Export to | NoteExpress RIS BibTex |
Version ：
Abstract ：
In this brief, a blind background calibration technique for super-regenerative receivers (SRRs) is presented. The proposed calibration scheme is designed to help SRRs to maintain their high sensitivity and immunity to negative transconductance (-G(m)) variations under process-voltage- temperature (PVT) variations. Unlike the conventional foreground -G(m) variations calibration techniques that require interruption of the receiver input, the proposed calibration technique employs input signal statistics and does not require interruption of the input bit-stream for extraction of the errors. The proposed scheme is based on an adaptive algorithm that compares the probability distribution of the pseudorandom-input (PI) stream and the output of the super-regenerative oscillator (SRO) and forces them to coincide at the end of the calibration. The proposed technique is implemented using a mixed-signal detection circuit and a finite state machine (FSM) that drives an 8-bit successive approximation register (SAR) to adjust the compensation current in the SRO. The simulation results successfully verify the effectiveness and reliability of the proposed calibration technique and show significant improvements in terms of SRR sensitivity under different process corners.
Keyword ：
blind calibration blind calibration current steering DAC current steering DAC envelope detector envelope detector offset cancelation offset cancelation PVT variations PVT variations Super-regenerative receiver Super-regenerative receiver system offset system offset
Cite：
Copy from the list or Export to your reference management。
| GB/T 7714 | Fu, Ximing , El-Sankary, Kamal , Ge, Yang et al. A Blind Background Calibration Technique for Super-Regenerative Receivers [J]. | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS , 2022 , 69 (2) : 344-348 . |
| MLA | Fu, Ximing et al. "A Blind Background Calibration Technique for Super-Regenerative Receivers" . | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS 69 . 2 (2022) : 344-348 . |
| APA | Fu, Ximing , El-Sankary, Kamal , Ge, Yang , Yin, Yadong , Truhachev, Dmitri . A Blind Background Calibration Technique for Super-Regenerative Receivers . | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS , 2022 , 69 (2) , 344-348 . |
| Export to | NoteExpress RIS BibTex |
Version ：
Abstract ：
The conventional phase-locked loops or frequency-locked loops should take time to calibrate the oscillator's resonant frequency in a super-regenerative receiver (SRR) and severely disrupts the receiver's operations. This paper proposes a novel intermittent frequency locked loop (IFLL) as a frequency synthesizer to continuously maintain the resonant frequency equal to the preset target frequency without interruption to the SRR. An analog loop mainly composed of a time-register-based frequency detector and a charge pump is proposed to achieve precise frequency detection during each SRR's quenching period regardless of the inevitable initial phase error, and adjust SRR's resonant frequency accordingly. An average fractional division scheme is adopted to improve IFLL's frequency resolution to the level of the quenching frequency. The operations of the IFLL are analyzed with the z-domain transfer function, including the stability and frequency response. A prototype is built and tested. The measurement results show that the proposed IFLL only needs a calibration cycle of fewer than 50 its to adjust SRR's resonant frequency without interruption against its receiving. The real-time frequency error after calibration is smaller than 70 kHz. SRR opposes a sensitivity of -61.2 dBm @ 200 kbps and a 3-dB bandwidth of 2.2 MHz.
Keyword ：
Average fractional division scheme Average fractional division scheme background frequency calibration background frequency calibration frequency-locked loop frequency-locked loop initial phase error initial phase error phase-locked loop phase-locked loop super-regenerative receiver super-regenerative receiver time register time register
Cite：
Copy from the list or Export to your reference management。
| GB/T 7714 | Yin, Yadong , Huang, Yitao , Chen, Zhizhang et al. A Fast Background Frequency Calibration Based on Intermittent Frequency Locked Loop for the Super-Regenerative Receive [J]. | IEEE ACCESS , 2022 , 10 : 115624-115634 . |
| MLA | Yin, Yadong et al. "A Fast Background Frequency Calibration Based on Intermittent Frequency Locked Loop for the Super-Regenerative Receive" . | IEEE ACCESS 10 (2022) : 115624-115634 . |
| APA | Yin, Yadong , Huang, Yitao , Chen, Zhizhang , Pun, Sio-Hang , Liao, Yipeng , Gao, Yueming et al. A Fast Background Frequency Calibration Based on Intermittent Frequency Locked Loop for the Super-Regenerative Receive . | IEEE ACCESS , 2022 , 10 , 115624-115634 . |
| Export to | NoteExpress RIS BibTex |
Version ：
Abstract ：
An integrated lock-in amplifier (LIA) with automatic phase tuning and second-order harmonic frequency extraction is presented in this paper. The automatic phase alignment loop implemented in the proposed single-channel LIA can directly align the phases of an input signal with a reference signal. Furthermore, the proposed LIA system also includes an enhanced signal detection method in which the 2(nd) harmonics of the carrier frequency (omega(ref)) is applied. As opposed to conventional LIA, this method reduces flicker noise and input offset effects that limit the signal-to-noise ratio (SNR). In terms of signal power detection, the proposed single-channel LIA architecture does not require phase synchronization between input and reference signals. The circuit is designed for a reference frequency of 100 Hz, suitable for biomedical applications. The LIA is Implemented using 0.18-mu m CMOS technology with a single power supply voltage of 1.8 V. The system consumes 360 mu W at an operating frequency of 100 Hz and presents a high input sensitivity dynamic range for a detection bandwidth of 50 Hz and a FOM of 116 dB.
Keyword ：
automatic phase tuning automatic phase tuning finite-state machine finite-state machine flicker noise flicker noise Lock-in amplifier Lock-in amplifier SAR SAR semi-digital semi-digital switch capacitor integrator switch capacitor integrator
Cite：
Copy from the list or Export to your reference management。
| GB/T 7714 | Fu, Ximing , Colombo, Dalton Martini , Alamdari, Hamed Hanafi et al. Lock-In Amplifier for Sensor Application Using Second Order Harmonic Frequency With Automatic Background Phase Calibration [J]. | IEEE SENSORS JOURNAL , 2022 , 22 (16) : 16067-16080 . |
| MLA | Fu, Ximing et al. "Lock-In Amplifier for Sensor Application Using Second Order Harmonic Frequency With Automatic Background Phase Calibration" . | IEEE SENSORS JOURNAL 22 . 16 (2022) : 16067-16080 . |
| APA | Fu, Ximing , Colombo, Dalton Martini , Alamdari, Hamed Hanafi , Yin, Yadong , El-Sankary, Kamal . Lock-In Amplifier for Sensor Application Using Second Order Harmonic Frequency With Automatic Background Phase Calibration . | IEEE SENSORS JOURNAL , 2022 , 22 (16) , 16067-16080 . |
| Export to | NoteExpress RIS BibTex |
Version ：
Abstract ：
This article proposes and implements a sampling-clockless quasi-digital frequency-key-shifting (FSK) demodulator with a strong tolerance against carrier-frequency offset. To precisely discriminate periods of the FSK signal without a high-frequency sampling clock, quasi-digital time registers are used to construct pulse-width comparators (PWC) to demodulate the FSK signal, which are robust against the process, voltage, and temperature variation. In addition, a discrete-time differentiator is proposed and integrated into the demodulator to efficiently reject the inevitable carrier frequency offset and drift of the FSK signal. The demodulator is prototyped, analyzed, implemented, and tested. The measurement results show that the demodulator can demodulate FSK signal with a data rate of 1 Mbps and a modulation index of 0.5, while only requiring a 10.7 dB signal-to-noise ratio to achieve a demodulation quality with a bit-error ratio of no more than 10-3 while tolerating a frequency offset or drift in the range of -0.56 to 0.48 MHz. © 2022, Science Press. All right reserved.
Keyword ：
Clocks Clocks Comparator circuits Comparator circuits Comparators (optical) Comparators (optical) Demodulation Demodulation Demodulators Demodulators Frequency shift keying Frequency shift keying Optical variables measurement Optical variables measurement Signal to noise ratio Signal to noise ratio
Cite：
Copy from the list or Export to your reference management。
| GB/T 7714 | Yin, Yadong , Huang, Yitao . Sampling-clockless quasi-digital FSK demodulator implemented with time-register-based pulse-width comparators and a discrete-time differentiator [J]. | Chinese Journal of Scientific Instrument , 2022 , 43 (8) : 147-153 . |
| MLA | Yin, Yadong et al. "Sampling-clockless quasi-digital FSK demodulator implemented with time-register-based pulse-width comparators and a discrete-time differentiator" . | Chinese Journal of Scientific Instrument 43 . 8 (2022) : 147-153 . |
| APA | Yin, Yadong , Huang, Yitao . Sampling-clockless quasi-digital FSK demodulator implemented with time-register-based pulse-width comparators and a discrete-time differentiator . | Chinese Journal of Scientific Instrument , 2022 , 43 (8) , 147-153 . |
| Export to | NoteExpress RIS BibTex |
Version ：
Abstract ：
A Bandgap reference (BGR) circuit with a new high-order curvature-compensation technique is proposed in this paper. The curvature method operates by adding up two correction voltages. The first one is proportional to the difference in gate-source voltages of two MOS transistors (Delta V-GS) operating in weak inversion mode, while the second one (V-NL) is generated using a nonlinear current created by a piecewise-linear circuit. To improve the power supply rejection ratio (PSRR) and the line regulation performance, a low-power pre-regulator isolates the circuit power supply and BGR output. Additionally, the chopping technique reduces the output voltage noise and offset. Consequently, the overall PVT robustness of the proposed circuit is significantly improved. The circuit was implemented using a thick-oxide transistor in a standard 0.18 mu m CMOS technology with a 3.3 V power supply voltage. The silicon results exhibit a temperature coefficient of 5-15 ppm/degrees C in the temperature range of -10 degrees C to 110 degrees C, whereas the simulated results demonstrate a similar performance within the temperature range of -40 degrees C to 150 degrees C. The supply current consumption is 150 mu A, and the chip area is 0.56 x 0.8 mm(2). The measured peak noise at the output is 1.42 mu V/root Hz @320 Hz, the measured PSRR @ 1 kHz is -80 dB, and the line regulation performance is 10 ppm/V, making the proposed circuit suitable for applications requiring low noise, high-order temperature compensation, and robust PVT performance.
Keyword ：
BGR BGR curvature compensation curvature compensation low area low area low-power operation low-power operation Pre-regulator Pre-regulator subthreshold subthreshold temperature coefficient temperature coefficient
Cite：
Copy from the list or Export to your reference management。
| GB/T 7714 | Fu, Ximing , Colombo, Dalton Martini , Yin, Yadong et al. Low Noise, High PSRR, High-Order Piecewise Curvature Compensated CMOS Bandgap Reference [J]. | IEEE ACCESS , 2022 , 10 : 110970-110982 . |
| MLA | Fu, Ximing et al. "Low Noise, High PSRR, High-Order Piecewise Curvature Compensated CMOS Bandgap Reference" . | IEEE ACCESS 10 (2022) : 110970-110982 . |
| APA | Fu, Ximing , Colombo, Dalton Martini , Yin, Yadong , El-Sankary, Kamal . Low Noise, High PSRR, High-Order Piecewise Curvature Compensated CMOS Bandgap Reference . | IEEE ACCESS , 2022 , 10 , 110970-110982 . |
| Export to | NoteExpress RIS BibTex |
Version ：
Export
| Results： |
Selected to |
| Format： |
