Query:
学者姓名:冯忱晖
Refining:
Year
Type
Indexed by
Source
Complex
Former Name
Co-
Language
Clean All
Abstract :
高线性度、高精度的模数转换器(ADC)在传感器应用中具有重要作用.设计了一款针对低频信号检测的ZOOM ADC,其带宽为1 kHz.该ADC架构结合了 5 bit的SAR ADC和12 bit的二阶增量型Sigma Delta ADC,利用增量型Sigma Delta ADC的周期性复位特征及采样前端引入的采样保持模块,提升了整体ADC的线性度.在SAR ADC设计中,采用了基于共模电压的电容开关时序的数模转换器(DAC)阵列;在增量型Sigma Delta ADC设计中,采用高能效电流饥饿型运算放大器进行积分器设计,有效降低了系统功耗.采用SMIC 40 nm工艺,系统时钟为256 kHz,1 kHz带宽下的信噪比为93.2 dB、有效位数为15.19 bit.等间隔输入模拟直流信号,ZOOM ADC的输入输出曲线呈现出良好的线性度.
Keyword :
共模电压 共模电压 模数转换器 模数转换器 电流饥饿型 电流饥饿型 高线性度 高线性度
Cite:
Copy from the list or Export to your reference management。
GB/T 7714 | 刘才盛 , 冯忱晖 . 一种高线性度高精度的ZOOM模数转换器设计 [J]. | 仪表技术 , 2025 , (1) : 30-34 . |
MLA | 刘才盛 等. "一种高线性度高精度的ZOOM模数转换器设计" . | 仪表技术 1 (2025) : 30-34 . |
APA | 刘才盛 , 冯忱晖 . 一种高线性度高精度的ZOOM模数转换器设计 . | 仪表技术 , 2025 , (1) , 30-34 . |
Export to | NoteExpress RIS BibTex |
Version :
Abstract :
相比于模拟数字转换器,基于亚奈奎斯特采样的模拟信息转换器,能以更低的采样速率对信号进行采样。对于心电信号等具有突发脉冲的信号,采样速率的降低势必达到更高的量化分辨率,继而造成量化功耗过高。根据信号的自相关性,提出了一种基于观测矩阵实现量化预测的模拟信息转换器。通过观测矩阵中的伪随机序列相关性和信号的自相关性,设置了不同的量化预测模式,在保证模拟信息转换器分辨率的情况下,有效减少了量化的转换位数。实验结果表明,该设计能够在压缩比为2、分辨率为10位的情况下,将心电信号的平均转换位数缩减为7.28位,从而有效降低了量化功耗。
Keyword :
压缩感知 压缩感知 模拟信息转换器 模拟信息转换器 量化预测 量化预测 随机解调 随机解调
Cite:
Copy from the list or Export to your reference management。
GB/T 7714 | 吴元晖 , 冯忱晖 . 基于观测矩阵实现量化预测的模拟信息转换器设计 [J]. | 仪表技术 , 2023 , 7 (05) : 12-17,37 . |
MLA | 吴元晖 等. "基于观测矩阵实现量化预测的模拟信息转换器设计" . | 仪表技术 7 . 05 (2023) : 12-17,37 . |
APA | 吴元晖 , 冯忱晖 . 基于观测矩阵实现量化预测的模拟信息转换器设计 . | 仪表技术 , 2023 , 7 (05) , 12-17,37 . |
Export to | NoteExpress RIS BibTex |
Version :
Abstract :
压缩感知理论表明,利用信号的稀疏特性可以对信号进行压缩采样,再从少量的观测值中高概率地恢复出原始信号。模拟信息转换器以压缩感知理论为基础,能实现亚奈奎斯特率采样。与传统的模数转换器相比,模拟信息转换器可以有效降低采样速率。提出了一种基于随机解调的模拟信息转换器架构,采用全无源电路实现压缩采样单元。创新性地提出一种全无源的混频电路结构,分两路对被测信号进行随机采样,混频结果经压缩积分网络实现再采样均分运算,从而实现采样信号压缩。压缩采样信号经过量化器得到对应的数字输出编码。实验结果表明,所设计的模拟信息转换器,其峰值信噪比可达到52 dB。
Keyword :
亚奈奎斯特采样 亚奈奎斯特采样 压缩感知 压缩感知 模拟信息转换器 模拟信息转换器 随机解调器 随机解调器
Cite:
Copy from the list or Export to your reference management。
GB/T 7714 | 王继超 , 冯忱晖 . 基于随机解调的模拟信息转换器设计 [J]. | 仪表技术 , 2022 , 5 (05) : 13-17 . |
MLA | 王继超 等. "基于随机解调的模拟信息转换器设计" . | 仪表技术 5 . 05 (2022) : 13-17 . |
APA | 王继超 , 冯忱晖 . 基于随机解调的模拟信息转换器设计 . | 仪表技术 , 2022 , 5 (05) , 13-17 . |
Export to | NoteExpress RIS BibTex |
Version :
Abstract :
The design can measure and display other parameters such as the modulation system of the measured signal output by the signal source, identify and display the modulation mode of the measured signal, and output the demodulation signal. The measurement module is composed of an automatic gain amplifier circuit, a broadband amplifier, a low-pass filter circuit, a DDS signal generation circuit, an amplification circuit, and a display circuit. The working principle of the signal modulation measuring device is that the demodulated AM signal is obtained after the spectrum is transmitted by the multiplier, and the high-frequency signal is filtered out by the low-pass filter and amplified by the fixed gain amplifier. After the amplification circuit, the output waveform is sampled by the onboard ADC of MSP432E401Y, and then the fast Fourier transform is performed to obtain various parameters, which are finally displayed on the serial screen. © Published under licence by IOP Publishing Ltd.
Keyword :
Amplitude modulation Amplitude modulation Broadband amplifiers Broadband amplifiers Fast Fourier transforms Fast Fourier transforms Low pass filters Low pass filters
Cite:
Copy from the list or Export to your reference management。
GB/T 7714 | Gao, Zekun , Zhao, Xuewen , Ji, Mingzhi et al. Signal modulation system measuring device [C] . 2022 . |
MLA | Gao, Zekun et al. "Signal modulation system measuring device" . (2022) . |
APA | Gao, Zekun , Zhao, Xuewen , Ji, Mingzhi , Zhou, Miaolan , Feng, Chenhui . Signal modulation system measuring device . (2022) . |
Export to | NoteExpress RIS BibTex |
Version :
Abstract :
The design can measure and display other parameters such as the modulation system of the measured signal output by the signal source, identify and display the modulation mode of the measured signal, and output the demodulation signal. The measurement module is composed of an automatic gain amplifier circuit, a broadband amplifier, a low-pass filter circuit, a DDS signal generation circuit, an amplification circuit, and a display circuit. The working principle of the signal modulation measuring device is that the demodulated AM signal is obtained after the spectrum is transmitted by the multiplier, and the high-frequency signal is filtered out by the low-pass filter and amplified by the fixed gain amplifier. After the amplification circuit, the output waveform is sampled by the onboard ADC of MSP432E401Y, and then the fast Fourier transform is performed to obtain various parameters, which are finally displayed on the serial screen.
Cite:
Copy from the list or Export to your reference management。
GB/T 7714 | Zekun Gao , Xuewen Zhao , Mingzhi Ji et al. Signal modulation system measuring device [J]. | Journal of Physics:Conference Series , 2022 , 2395 (1) . |
MLA | Zekun Gao et al. "Signal modulation system measuring device" . | Journal of Physics:Conference Series 2395 . 1 (2022) . |
APA | Zekun Gao , Xuewen Zhao , Mingzhi Ji , Miaolan Zhou , Chenhui Feng . Signal modulation system measuring device . | Journal of Physics:Conference Series , 2022 , 2395 (1) . |
Export to | NoteExpress RIS BibTex |
Version :
Abstract :
现有便携式心电采集系统需要低功耗高分辨率的模拟数字转换模块,虽然基于脉冲宽度调制的模拟信息转换器(AIC)可以有效降低系统的采样速率,但是该系统量化部分的转化时钟与量化精度成正比,因此存在功耗过高的问题.依据心电信号的能量不均衡特性,提出一种基于功率熵的精度可调时间-数字转换模块(TDC)设计方法.以能量最大化作为设计准则的基本思想,通过分析ECG信号的功率谱熵,确定系统观测向量所需的最小量化精度,实现AIC时间编码系统的优化设计.测试结果表明,该设计方法能够在压缩比为4,重构信噪比为38.91 dB,重构精度为0.36%的情况下,在采样心电信号的同时减少了 80%的TDC内部时钟动态翻转,从而有效降低功耗.
Keyword :
亚奈奎斯特采样 亚奈奎斯特采样 功率谱熵 功率谱熵 压缩感知 压缩感知 时间-数字转换 时间-数字转换 模拟信息转换器 模拟信息转换器 脉冲宽度调制 脉冲宽度调制 随机解调器 随机解调器
Cite:
Copy from the list or Export to your reference management。
GB/T 7714 | 池博浩 , 江浩 , 钱慧 et al. 用于心电信号的能量最大化模拟信息转换系统 [J]. | 仪器仪表学报 , 2021 , 42 (3) : 213-220 . |
MLA | 池博浩 et al. "用于心电信号的能量最大化模拟信息转换系统" . | 仪器仪表学报 42 . 3 (2021) : 213-220 . |
APA | 池博浩 , 江浩 , 钱慧 , 冯忱晖 . 用于心电信号的能量最大化模拟信息转换系统 . | 仪器仪表学报 , 2021 , 42 (3) , 213-220 . |
Export to | NoteExpress RIS BibTex |
Version :
Abstract :
现有便携式心电采集系统需要低功耗高分辨率的模拟数字转换模块,虽然基于脉冲宽度调制的模拟信息转换器(AIC)可以有效降低系统的采样速率,但是该系统量化部分的转化时钟与量化精度成正比,因此存在功耗过高的问题。依据心电信号的能量不均衡特性,提出一种基于功率熵的精度可调时间-数字转换模块(TDC)设计方法。以能量最大化作为设计准则的基本思想,通过分析ECG信号的功率谱熵,确定系统观测向量所需的最小量化精度,实现AIC时间编码系统的优化设计。测试结果表明,该设计方法能够在压缩比为4,重构信噪比为38.91 dB,重构精度为0.36%的情况下,在采样心电信号的同时减少了80%的TDC内部时钟动态翻转,从而...
Keyword :
亚奈奎斯特采样 亚奈奎斯特采样 功率谱熵 功率谱熵 压缩感知 压缩感知 时间-数字转换 时间-数字转换 模拟信息转换器 模拟信息转换器 脉冲宽度调制 脉冲宽度调制 随机解调器 随机解调器
Cite:
Copy from the list or Export to your reference management。
GB/T 7714 | 池博浩 , 江浩 , 钱慧 et al. 用于心电信号的能量最大化模拟信息转换系统 [J]. | 仪器仪表学报 , 2021 , 42 (03) : 213-220 . |
MLA | 池博浩 et al. "用于心电信号的能量最大化模拟信息转换系统" . | 仪器仪表学报 42 . 03 (2021) : 213-220 . |
APA | 池博浩 , 江浩 , 钱慧 , 冯忱晖 . 用于心电信号的能量最大化模拟信息转换系统 . | 仪器仪表学报 , 2021 , 42 (03) , 213-220 . |
Export to | NoteExpress RIS BibTex |
Version :
Abstract :
The existing schemes of analog-to-information converter (AIC) typically employ analog circuitry. However, the analog modules tend to introduce non-linearity into the system. This paper presents a new scheme of AIC with a pre-quantized random demodulator (RD) which is dominated by digital technology for overcoming non-linearity. The analog multiplier is replaced by the amplitude-to-pulse converters to achieve the multiplication of input signals with pseudo-random sequence and the conversion of voltage amplitude to pulse width. Then, only all-digital modules such as counters and subtracters are required to complete the quantization, integration, and sampling for the analog-to-information conversion, which facilitates to greatly reduce the non-linearity. The experimental results demonstrate the accuracy improvement of the analog-to-information conversion by pre-quantized RD. © 2020 IEEE.
Keyword :
Aircraft propulsion Aircraft propulsion Demodulators Demodulators VLSI circuits VLSI circuits
Cite:
Copy from the list or Export to your reference management。
GB/T 7714 | Feng, Chenhui , Qian, Hui , Wang, Zhongfeng . An implementation of pre-quantized random demodulator based on amplitude-to-pulse converter [C] . 2020 : 206-211 . |
MLA | Feng, Chenhui et al. "An implementation of pre-quantized random demodulator based on amplitude-to-pulse converter" . (2020) : 206-211 . |
APA | Feng, Chenhui , Qian, Hui , Wang, Zhongfeng . An implementation of pre-quantized random demodulator based on amplitude-to-pulse converter . (2020) : 206-211 . |
Export to | NoteExpress RIS BibTex |
Version :
Abstract :
物理不可克隆函数(PUF)是指利用半导体制造工艺中不可避免的固有偏差,产生具有独特性和稳定性的响应结果,使集成电路芯片具有不可克隆的特性.提出了一种新型的基于D触发器的物理不可克隆函数.利用D触发器建立的时间随机分布函数产生PUF激励输出响应,并通过D触发器对的差分结构提高输出结果的准确性.实验结果显示,此PUF的性能近乎理想.与主流PUF相比,基于D触发器的PUF明显增强了设计的唯一性.
Keyword :
D触发器 D触发器 信息安全 信息安全 物理不可克隆函数 物理不可克隆函数
Cite:
Copy from the list or Export to your reference management。
GB/T 7714 | 张培勇 , 袁晓东 , 王雪洁 et al. 基于D触发器的物理不可克隆函数 [J]. | 浙江大学学报(理学版) , 2019 , 46 (1) : 32-38 . |
MLA | 张培勇 et al. "基于D触发器的物理不可克隆函数" . | 浙江大学学报(理学版) 46 . 1 (2019) : 32-38 . |
APA | 张培勇 , 袁晓东 , 王雪洁 , 冯忱晖 , 李宜珂 . 基于D触发器的物理不可克隆函数 . | 浙江大学学报(理学版) , 2019 , 46 (1) , 32-38 . |
Export to | NoteExpress RIS BibTex |
Version :
Abstract :
High-performance Phase-Locked Loops (PLLs) are critical for grid synchronization in grid-tied power electronic applications. In this paper, a new single-phase All Digital Phase-Locked Loop (ADPLL) is proposed. It features fast transient response and good robustness under distorted grid conditions. It is designed for Field Programmable Gate Array (FPGA) implementation. As a result, a high sampling frequency of 1MHz can be obtained. In addition, a new OSG is adopted to track the power frequency, improve the harmonic rejection and remove the de offset. Unlike previous methods, it avoids extra feedback loop, which results in an enlarged system bandwidth, enhanced stability and improved dynamic performance. In this case, a new parameter optimization method with consideration of loop delay is employed to achieve a fast dynamic response and guarantee accuracy. The Phase Detector (PD) and Voltage Controlled Oscillator (VCO) are realized by a Coordinate Rotation Digital Computer (CORDIC) algorithm and a Direct Digital Synthesis (DDS) block, respectively. The whole PLL system is finally produced on a FPGA. A theoretical analysis and experiments under various distorted grid conditions, including voltage sag, phase jump, frequency step, harmonics distortion, de offset and combined disturbances, are also presented to verify the fast dynamic response and good robustness of the ADPLL.
Keyword :
ADPLL ADPLL CORDIC CORDIC DDS DDS Distorted grid Distorted grid Single-phase Single-phase
Cite:
Copy from the list or Export to your reference management。
GB/T 7714 | Zhang, Peiyong , Fang, Haixia , Li, Yike et al. Fast Single-Phase All Digital Phase-Locked Loop for Grid Synchronization under Distorted Grid Conditions [J]. | JOURNAL OF POWER ELECTRONICS , 2018 , 18 (5) : 1523-1535 . |
MLA | Zhang, Peiyong et al. "Fast Single-Phase All Digital Phase-Locked Loop for Grid Synchronization under Distorted Grid Conditions" . | JOURNAL OF POWER ELECTRONICS 18 . 5 (2018) : 1523-1535 . |
APA | Zhang, Peiyong , Fang, Haixia , Li, Yike , Feng, Chenhui . Fast Single-Phase All Digital Phase-Locked Loop for Grid Synchronization under Distorted Grid Conditions . | JOURNAL OF POWER ELECTRONICS , 2018 , 18 (5) , 1523-1535 . |
Export to | NoteExpress RIS BibTex |
Version :
Export
Results: |
Selected to |
Format: |