Indexed by:
Abstract:
In the recent audio codec standard LC3 plus, a good balance between low latency and algorithm complexity has been achieved This standard introduces a new quantization algorithm. To reduce system resource consumption and area usage, as well as to increase operation speed, this paper implements an efficient hardware architecture for the dead-zone plus uniform threshold scalar quantization (DUTSQ) algorithm under low-latency modified discrete cosine transform (LD-AMUR, based on low-latency time-domain diming cancellation (LD-TDAC) technology. The proposed quantization hardware architecture, based on state machines and folded-multiplexed data paths (SFDP) technology, significantly reduces system resource consumption. Verified using Altera MAX 10 technology, the hardware architecture operates at a frequency of 75 MHz, with logical resources occupying 16% of the total resources.
Keyword:
Reprint 's Address:
Source :
2024 IEEE THE 20TH ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS 2024
ISSN: 2837-4576
Year: 2024
Page: 45-49
Cited Count:
SCOPUS Cited Count:
ESI Highly Cited Papers on the List: 0 Unfold All
WanFang Cited Count:
Chinese Cited Count:
30 Days PV: 0