Design and implementation of a reused interface - Details

author：

Chen, Run (Chen, Run.) ^[1] | Huang, Shi-Zhen (Huang, Shi-Zhen.) ^[2] (Scholars：黄世震) | Lin, Wei (Lin, Wei.) ^[3] (Scholars：林伟) | Li, Lei (Li, Lei.) ^[4]

Indexed by：

EI Scopus

Abstract：

Systematic　idea　is　very　basilic　in　the　integrated　circuit　design,　interface　between　modules　is　especially　important.　Serial　Peripheral　Interface　(SPI)　is　an　interface　that　facilitates　the　transfer　of　synchronous　serial　data,　which　is　engineer＇s　favorite　for　its　convenience　and　saving　system　resource.　In　this　paper　introduce　a　new　design　method,　and　simulation　and　realization　in　FPGA.　©2009　IEEE.

Keyword：

Field programmable gate arrays (FPGA) Integrated circuit design

Community：

[ 1 ] [Chen, Run]Fujian Key Laboratory of Microelectronic and Integrated Circuit, Fuzhou University, Fuzhou, 350002, China
[ 2 ] [Chen, Run]Shenzhen Institute of Advanced Technology, Chinese Academy of Sciences, Shenzhen, 518055, China
[ 3 ] [Huang, Shi-Zhen]Fujian Key Laboratory of Microelectronic and Integrated Circuit, Fuzhou University, Fuzhou, 350002, China
[ 4 ] [Lin, Wei]Fujian Key Laboratory of Microelectronic and Integrated Circuit, Fuzhou University, Fuzhou, 350002, China
[ 5 ] [Li, Lei]Shenzhen Institute of Advanced Technology, Chinese Academy of Sciences, Shenzhen, 518055, China

Reprint 's Address：

Email：

Chenrun1984@163.com

Show more details

Version：

Design and implementation of a reused interface
2009，2009 1st International Conference on Information Science and Engineering, ICISE 2009

Related Keywords：

IF filter design and implementation of FPGA
2009，1st International Conference on Information Science and Engineering, ICISE2009
Model based design workflow for FPGA compliance with DO-254 standard
2012，2012 International Symposium on Information Technologies in Medicine and Education, ITME 2012
Design and Implementation of Arbitrary Point FFT Based on RISC-V SoC
2021，5th IEEE Advanced Information Technology, Electronic and Automation Control Conference, IAEAC 2021
An design of the 16-order FIR digital filter based on FPGA
2009，1st International Conference on Information Science and Engineering, ICISE2009

Source ：

Year： 2009

Page： 2603-2605

Language： English

Cited Count：

WoS CC Cited Count：

SCOPUS Cited Count： 4

ESI Highly Cited Papers on the List： 0 Unfold All

WanFang Cited Count：

Chinese Cited Count：

30 Days PV： 1

Affiliated Colleges：

物理与信息工程学院、微电子学院本学院/部未明确归属的数据

Get Fulltext

DOI Library Discovery Baidu Scholar Search Engineering Village

Type
Departments

All Years Choose Year From to